

**DHANALAKSHMI SRINIVASAN ENGINEERING COLLEGE**

(AUTONOMOUS)  
 (Approved by AICTE & Affiliated to Anna University, Chennai)  
 Re-Accredited with 'A' Grade by NAAC, Accredited by TCS  
 Accredited by NBA – BME, ECE & EEE  
**PERAMBALUR - 621 212. Tamil Nadu.**  
 website : [www.dsengg.ac.in](http://www.dsengg.ac.in)

**COURSE PLAN**

<b>Name of the Faculty</b>				
<b>Designation/Department</b>	AP/IT			
<b>Course Code/Name</b>	U23ITT31 / COMPUTER ORGANIZATION AND ARCHITECTURE			
<b>Year/Section/Department</b>	II/C /IT			
<b>Credits Details</b>	L: 3	T: 0	P: 0	C: 3
<b>Total Contact Hours Required</b>	45			

**Syllabus:**

<b>UNIT I/ OVERVIEW &amp; INSTRUCTIONS</b>	<b>No. Of Periods: 9</b>
Eight ideas - Components of a computer system - Technology - Performance - Power wall - Uniprocessors to multiprocessors; Instructions - operations and operands - representing instructions - Logical operations - control operations - Addressing and addressing modes	
<b>UNIT II/ ARITHMETIC OPERATIONS</b>	<b>No. Of Periods: 9</b>
ALU - Addition and subtraction - Multiplication - Division - Floating Point operations - Sub word Parallelism.	
<b>UNIT III/ PROCESSOR AND CONTROL UNIT</b>	<b>No. Of Periods: 9</b>
Basic MIPS implementation - Building data path - Control Implementation scheme - Pipelining - Pipelined data path and control - Handling Data hazards & Control hazards - Exceptions.	
<b>UNIT IV/ PARALLELISM</b>	<b>No. Of Periods: 9</b>
Instruction-level-parallelism - Parallel processing challenges - Flynn's classification - Hardware multithreading - Multicore processors	
<b>UNIT V/ MEMORY AND I/O SYSTEMS</b>	<b>No. Of Periods: 9</b>
Memory hierarchy - Memory technologies - Cache basics - Measuring and improving cache performance - Virtual memory, TLBs - Input/output system, programmed I/O, DMA and interrupts, I/O processors.	

**Objective:**

- ❖ To make students understand the basic structure and operation of digital computer.
- ❖ To understand the hardware – software interface.
- ❖ To familiarize the students with arithmetic and logic unit and implementation of fixed point and floating – point arithmetic operations.
- ❖ To familiarize the students with hierarchical memory system including cache memories and Virtual memory.

**Text Books:**

- T1: David A. Patterson and John L. Hennessey, “Computer organization and design”, Morgan Kauffman Elsevier, Fifth edition, 2014.
- T2: Structured Computer Organization, Andrew S.Tanenbaum “Structured Computer Organization” sixth Edition 2021.

**Reference Books:**

- R1: Carl Hamacher. V, Zvonko G. Varanesic and Safat G. Zaky, “Computer Organization”, 6<sup>th</sup> edition, Mc Graw-Hill Inc, 2012.
- R2: William Stallings “Computer Organization and Architecture”, 11<sup>th</sup> Edition, Pearson Education, 2006.
- R3: Vincent P. Heuring, Harry F. Jordan, “Computer System Architecture”, 2<sup>nd</sup> Edition, Pearson Education, 2005.
- R4: Govindarajalu, “Computer Architecture and Organization, Design Principles and Applications”, 1<sup>st</sup> edition, Tata McGraw Hill, New Delhi, 2005.

**Website:**

- W1: [https://www.tutorialspoint.com/computer\\_organization/index.asp](https://www.tutorialspoint.com/computer_organization/index.asp)
- W2: <https://www.gatevidyalay.com/addressing-modes/>
- W3: <https://www.geeksforgeeks.org/computer-organization-performance-of-computer>
- W4: <https://edurev.in/studytube/Sub-Word-Parallelism-Arithmetic-Operations>

**Online Mode of Study:**

- W1: [https://onlinecourses.nptel.ac.in/noc24\\_cs83/preview](https://onlinecourses.nptel.ac.in/noc24_cs83/preview)
- W2: [https://onlinecourses.swayam2.ac.in/cec24\\_cs10/preview](https://onlinecourses.swayam2.ac.in/cec24_cs10/preview)
- W3: [https://onlinecourses.nptel.ac.in/noc24\\_cs93/preview](https://onlinecourses.nptel.ac.in/noc24_cs93/preview)

**Course Plan:**

Topic Number	Topic	Reference Detail	Page Number	Mode of teaching	Number of Periods Required	Cumulative Period
<b>UNIT I - OVERVIEW &amp; INSTRUCTIONS</b>						
1	Eight Ideas	T1		BB	1	1
2	Components of a Computer System, Technology	T1	10 - 26	BB	1	2
3	Performance	T1, W1	26 - 36	BB	1	3
4	Power Wall, Uniprocessors to Multiprocessors	T1	39 - 44	BB	1	4
5	Instructions	T1, R1	105 - 111	BB	1	5
6	Operations and Operands	T1	77 - 80	BB	1	6
7	Representing Instructions	T1	93 - 100	PPT	1	7
8	Logical Operations, Control Operations	T1	100 - 105	BB	2	9
9	Addressing and Addressing Modes	T1	127 -133	BB	2	11
<b>Outcome of Unit I:</b>						
<b>CO1:</b> Understand the basic components of computers, operations and instructions.						
<b>UNIT II - ARITHMETIC OPERATIONS</b>						
10	ALU, Addition and Subtraction	T1, R1	178-182	BB	2	13
11	Multiplication	T1	183-188	PPT	2	15
12	Division	T1	189-195	BB	3	18
13	Floating Point Representation	T1	196-202	BB	1	19
14	Floating Point Operations	T1	203-208	PPT	1	20
15	Sub word Parallelism	T1, W2	56-59	BB	1	21
<b>Outcome of Unit II:</b>						
<b>CO2:</b> Explain the design concepts of arithmetic and logic unit						

<b>UNIT III - PROCESSOR AND CONTROL UNIT</b>						
16	A Basic MIPS implementation	T1	244-250	BB	1	22
17	Building a Data path	T1	250-258	BB	1	23
18	Control Implementation Scheme	T1	259-271	PPT	1	24
19	Pipelining	T1, R2	272-280	BB	1	25
20	Pipelined data path and control	T1, W3	330 - 348	BB	2	27
21	Handling Data Hazards	T1, R2	303-312	PPT	1	28
22	Handling Control Hazards	T1, R2	316-324	BB	2	30
23	Exceptions	T1	324-325	BB	1	31
<b>Outcome of Unit III:</b>						
<b>CO3:</b> Apply pipelined control units and the different types of hazards in the instructions						
<b>UNIT IV - PARALLELISM</b>						
24	Instruction-level-parallelism	T1, W4	212	PPT	1	32
25	Parallel processing challenges	T1	5 - 10	BB	2	34
26	Flynn's classification	T1	509 - 511	BB	1	35
27	Hardware multithreading	T1	444 - 449	PPT	2	37
28	Multicore processors	T1, W4	519 - 523	BB	2	39
<b>Outcome of Unit IV:</b>						
<b>CO4:</b> Interpret the concepts of parallel processing architectures						
<b>UNIT V - MEMORY AND I/O SYSTEMS</b>						
29	Memory hierarchy	T1, W4	519-523	PPT	1	40
30	Memory technologies	T1	288-289	PPT	1	41
31	Cache basics, Measuring and improving cache performance	T1	289-310	BB	2	43
32	Virtual memory	T2	404- 428	PPT	1	44
33	TLBs	R2	325 - 328	BB	1	46

34	Input/Output System, Programmed I/O	R2	259 – 359	BB	1	47
35	DMA and Interrupts	R2	263 – 278	PPT	1	48
36	I/O Processors	R2	285 – 287	PPT	2	50

**Outcome of Unit V:**

**CO5:** Summarize the fundamentals of memory system

**CO6:** Explain the concepts of I/O System

**Course Outcome:**

At the end of course: Students should be able to do:

**CO1:** Understand the basics structure of computers, operations and instructions

**CO2:** Explain the design concepts of arithmetic and logic unit

**CO3:** Apply pipelined control units and the different types of hazards in the instructions

**CO4:** Interpret the concepts of parallel processing architectures

**CO5:** Summarize the fundamentals of memory system

**CO6:** Explain the concepts of I/O system

**Course Outcome Vs Program Outcome Mapping:**

COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
<b>CO1</b>	3	3	2	1	-	-	-	-	-	-	-	-	-	-
<b>CO2</b>	3	3	1	2	-	-	-	-	-	-	-	-	-	-
<b>CO3</b>	3	2	1	2	-	-	-	-	-	-	-	-	-	-
<b>CO4</b>	3	2	2	2	-	-	-	-	-	-	-	-	-	-
<b>CO5</b>	3	3	1	1	-	-	-	-	-	-	-	-	-	-
<b>CO6</b>	2	2	1	2	-	-	-	-	-	-	-	-	-	-
<b>AVG</b>	2.83	2.5	1.33	1.67	-	-	-	-	-	-	-	-	-	-

**Content beyond Syllabus:**

- ❖ RISC and CISC in Computer Organization.
- ❖ IEEE Number Standards.

**Internal Evaluation Components:**

Webportal	Assignment	Components	Topic Number with Topic / Unit Details	Relevance to CO
<b>Webportal 1</b>	--	<b>Assessment - I (60)</b>	<b>Unit I and II</b>	<b>CO1 &amp; CO2</b>
	<b>1</b>	<b>Handwritten (20)</b>	1. Eight Ideas 2. Components of a computer system 8. Logical operations, Control operations 9. Addressing and addressing modes	<b>CO1</b>
	<b>2</b>	<b>Poster Presentation / PPT (20)</b>	10. Addition and Subtraction 11. Multiplication 12. Division 14. Floating Point Operations	<b>CO2</b>
<b>Webportal 2</b>	--	<b>Assessment - II (60)</b>	<b>Unit III and IV</b>	<b>CO3 &amp; CO4</b>
	<b>3</b>	<b>Seminar (20)</b>	19. Pipelining 20. Pipelined data path and control 21. Handling Data hazards 22. Control hazards	<b>CO3</b>
	<b>4</b>	<b>Case Study Report (20)</b>	26. Flynn's classification 27. Hardware multithreading 38. TLBs 41. DMA and interrupts	<b>CO4 &amp; CO5</b>
<b>Webportal 3</b>	--	<b>Model Exam (75)</b>	<b>Unit I to V</b>	<b>CO1 to CO6</b>
	<b>5</b>	<b>MCQ (15)</b>	<b>Unit I to V</b>	<b>CO1 to CO6</b>
	-	<b>Course Attendance (10)</b>	--	--

**Submission Details:**

Phase 1 (Before AT 1)		Phase 2 (Before AT 2)		Phase 3 (Model)
Assignment 1	Assignment 2	Assignment 3	Assignment 4	Assignment 5

**Google Class Code Details:**

Class Name: U23ITT31 - COMPUTER ORGANIZATION AND ARCHITECTURE

**PLAN OF ASSESSMENT TEST -DISTRIBUTION OF MARKS:**

TEST	CO- MARK WISE DISTRIBUTION						BLOOM'S LEVEL MARK WISE DISTRIBUTION					
	CO1	CO2	CO3	CO4	CO5	CO6	BTL1	BTL2	BTL3	BTL4	BTL5	BTL6
AT-1	37	23	-	-	-	-	18	29	13	-	-	-
	CO1	CO2	CO3	CO4	CO5	CO6	BTL1	BTL2	BTL3	BTL4	BTL5	BTL6
AT-2												
	CO1	CO2	CO3	CO4	CO5	CO6	BTL1	BTL2	BTL3	BTL4	BTL5	BTL6
MODEL												
	CO1	CO2	CO3	CO4	CO5	CO6	BTL1	BTL2	BTL3	BTL4	BTL5	BTL6

**Prepared By**

**Verified By  
HOD/IT**

**Approved By  
Principal**